Generel Characteristics: |
|
Designer | SiRF |
Type: | atlasIV |
Year Released: | 2009 |
Function | Application Processor |
Architecture: |
|
Width of Machine Word | 32 bit |
Supported Instruction Set(s): | ARMv6 |
Pipeline Stages | 8 pipeline stages |
Type of processor core(s) | ARM1136JF-S |
Number of processor core(s): | single-core |
Buses: |
|
Memory Interface(s): | SDRAM , LPDDR SDRAM , DDR2 SDRAM |
Data Bus Width | 64 bit |
Number of data bus channels: | 1 ch |
Non-volatile Memory Interface | NAND Flash Interface |
Clock Frequencies: |
|
Recommended Maximum Clock Frequency: | 500 MHz max. |
Cache Memories: |
|
L1 Instruction Cache per Core | 16 Kbyte I-Cache |
L1 Data Cache per Core | 16 Kbyte D-Cache |
Technology and Packaging: |
|
Feature Size | 65 nm |
Semiconductor Technology: | CMOS |
Pins | 292 pins |
Graphical Subsystem: |
|
Embedded GPU | N/A |
Cellular Communication: |
|
Supported Cellular Data Links | No |
Additional Information: |
|
Special Features: 16-channel DMA, VFPU, integrated 64-channel SiRF GPS engine, TCM 16 KB/16 KB |
|
Datasheet Attributes: |
|
Data Integrity | Final |
Added | 2009-08-06 20:25 |
Tweet | |