Generel Characteristics: |
|
Designer | HiSilicon |
Type: | K3V1 Hi3611 |
Codename: | K3 |
Year Released: | 2009 |
Function | Application Processor |
Architecture: |
|
Width of Machine Word | 32 bit |
Supported Instruction Set(s): | ARMv5TEJ |
Type of processor core(s) | ARM926EJ-S |
Number of processor core(s): | single-core |
Buses: |
|
Memory Interface(s): | SDRAM , LPDDR SDRAM |
Data Bus Width | 16 bit |
Number of data bus channels: | 1 ch |
Non-volatile Memory Interface | NAND Flash Interface , NOR Flash Interface |
Clock Frequencies: |
|
Recommended Minimum Clock Frequency: | 360 MHz min. |
Recommended Maximum Clock Frequency: | 460 MHz max. |
Cache Memories: |
|
L1 Instruction Cache per Core | 16 Kbyte I-Cache |
L1 Data Cache per Core | 16 Kbyte D-Cache |
Technology and Packaging: |
|
Feature Size | 130 nm |
Semiconductor Technology: | CMOS |
Graphical Subsystem: |
|
Embedded GPU | N/A |
Number of GPU cores: | 1-core GPU |
Cellular Communication: |
|
Supported Cellular Data Links | No |
Additional Information: |
|
Special Features: Graphics Engine, 200KB shared SRAM, RawNAND / NOR / DoC Flash interface, ARM Jazelle |
|
Datasheet Attributes: |
|
Data Integrity | Preliminary |
Added | 2010-06-11 09:32 |
Tweet | |